can be used to specify the order in which actions
performed by the thread become visible to the signal handler.
Compiler optimizations and reorderings of loads and stores are inhibited in
the same way as with atomic_thread_fence
, but the hardware fence instructions
would have inserted are not emitted.
— end note